REMARKS

Careful review and examination of the subject application are noted and appreciated.

SUPPORT FOR THE CLAIM AMENDMENTS

Support for the claim amendments may be found in the specification, for example, on page 4 lines 3-25, page 7 line 19-page 8 line 6, page 8 line 27-page 9 line 2, page 10 line 13-page 11 line 27 and FIGS. 1, 3-7 as originally filed. Thus, no new matter has been added.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-24 under 35 U.S.C. §102(b) as being anticipated by Solomon et al. '248 (hereafter Solomon) has been obviated by appropriate amendment and should be withdrawn.

The rejection of claims 1-24 under 35 U.S.C. §102(b) as being anticipated by Wong et al. '845 (hereafter Wong) has been obviated by appropriate amendment and should be withdrawn.

Solomon concerns a space cell placement methodology (Title). Wong concerns an efficient use of space gates for post-silicon debug and enhancement (Title).

Claim 1 provides a first module wherein (i) a plurality of diffusion regions and a metal layer form a plurality of subcircuit cells of the first module, (ii) at least one

interconnection layer connects at least two of the sub-circuit cells in accordance with a macro to complete the first module having a predefined functionality and (iii) the sub-circuit cells include at least one reusable circuit cell. In contrast, the Office Action has not established that the unused areas of Solomon (asserted similar to the claimed reusable circuit cell) are in a first module and have diffusion regions, a metal layer and at least one interconnection layer as presently claimed. Furthermore, at least two of the spare cells of Wong (asserted similar to the claimed reusable circuit cell) are not connected in accordance to to complete a first module having a predefined functionality as presently claimed. Claims 5 and 21 provide language similar to claim 1. As such, the presently claimed invention is fully patentable over the cited references and the rejections should be withdrawn.

Claim 14 provides steps for: (b) placing a first connection path extending over a first portion of an area (of a circuit module) from outside the area to a terminal of a first repeater cell (in the circuit module) when a predefined functionality (of the circuit module) is unused in a custom design on a predesigned integrated circuit slice; and (c) placing a second connection path according to a macro defining the circuit module, the second connection extending over a second portion of the area from inside the area to the terminal when the predefined

functionality is used in the custom design on the predesigned integrated circuit slice. In contrast, the Office Action has not established that the unused areas of Solomon (asserted similar to the claimed reusable repeater cell) are a repeater cell in a circuit module and are routed by a (second) connection path according to a macro defining the circuit module as presently claimed. Furthermore, the spare cells of Wong (asserted similar to the claimed reusable repeater cell) are not routed buy a (second) connection path according to a macro defining a circuit module as presently claimed. As such, the presently claimed invention is fully patentable over the cited references and the rejections should be withdrawn.

Claims 2-4, 6-13, 15-20 and 22-24 depend from independent claims 1, 5, 14 and 21, which are now believed to be allowable. Since the dependent claims contain all of the limitations of the independent claims, claims 2-4, 6-13, 15-20 and 22-24 are fully patentable over the cited references and should be withdrawn.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative at 586-498-0670 should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge Deposit Account No. 12-2252.

Respectfully submitted,
CHRISTOPHER P. MAIORANA, P.C.

John J. Zgnatowski

Registration No. 36,555

Dated: November 16, 2005

c/o Pete Scott
LSI Logic Corporation
1621 Barber Lane, M/S D-106 Legal
Milpitas, CA 95035

Docket No.: 03-0352 / 1496.00327